Abstract Here we discuss an OTA-C topology, suitable for high speed applications. In this topology the tuning circuit is separated from the main amplifier, which enables reduction in the number of stack transistors and hence, makes the circuit suitable for sub-micron technology. While smaller devices provide better speed, their larger channel length modulation makes the phase response more sensitive to the operating point and hence, to the Gm tuning point. A sizing guideline is adopted that helps to get an optimal frequency response over a large tuning range. The circuit was designed in a .18u CMOS technology. The phase error variation is within .50 as the unity-gain frequency is tuned from 250MHz to 1GHz.
INTRODUCTION
Several structures for realization of monolithic continuous-time filters have been reported [1] . Owing to their open-loop structure OTA-C filters are among the fastest.
The primary design parameters for an OTA-C integrator is the unity gain frequency, which is given by G 2 z C intg where Gm is transconductance of the OTA-C cell and Cintg is the integrating capacitor. The sensitivity of filter frequency response to phase of Gm-C integrators makes the phase error at unity gain frequency an important design issue. The non-ideal phase response is the result of finite dc gain and parasitic poles. The later may result in a poorly controlled phase error with process [2] . Deviation from ideal behavior may also be because of signal level dependent harmonic distortion. For high frequency applications, device capacitance which adds directly with small integrating capacitor (Cintg) limits the linearity.
F-tuning and Q-tuning circuits are required to take into account the process variation of fug and phase error. Variation of phase error with Gm-tuning necessitates the use of separate Q-tuning circuit for integrators with widely different fug. If phase variation with Gm-tuning can be reduced it will not only help in reducing the number of Qtuning circuits over an application, but will also alleviate the implementation of programmable transfer function filters.
References [3] , [4] propose techniques to make phase error independent of Gm-tuning. However, only [4] is suitable for VHF applications. Here we propose a VHF topology with a less number of transistors in stack, which makes it suitable for sub-micron process. This topology has robust Q-tuning and f-tuning against process and supply variations. While smaller channel length provides higher speed, larger value of channel length modulation parameter makes the phase error more dependent on its operating point. A design guideline for low phase variation over a wide Gm range is discussed.
II. PROPOSED TOPOLOGY & PHASE ERROR VARAIATION
The circuit in [4] has number of good features. Lack of internal nodes and high dc gain help in getting a good phase response at VHF. Its two tail current sources not only ensures a good CMRR, but also helps in getting a phase response robust to Gm-tuning. Because, the total current is independent of the Gm tuning. However, owing to large value of channel length modulation parameter, the later feature ceases for the differential pair devices with small channel length.
The proposed OTA cell with better phase response is shown in Fig. 1 . The overall transconductance of the cell is given by:
Where, Kii is transconductance parameter of transistors Mi and Mj. Unlike [4] where voltage between the source terminals of differential pairs is used for Gm-tuning, we vary the unity gain frequency by changing the tail currents. Vtune is used for f-tuning by changing the difference in tail currents. This ensures an f-tuning, which is process insensitive compared to [4] , in which the tuning voltage is dependent on V_ of the device. 
r is the overall output resistance.
Assuming t an -l ( x ) = x , for x < < 1 the phase error at unity gain frequency is given by:
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This condition can only be satisfied at a nominal operating point, as current ratio is not constant with Gmtuning. As is clear from (8), for large value of fug widely different tail currents encourage the use of differential pair transistors with skewed size. Thus, both the linearity and phase error variation determine the optimum sizing of differential pairs.
To take into account the process variation of phase, varies from 1 to 1.6. Unity-gain frequency is tuned from typically 250MHz to 1GHz. Fig. 1 shows the phase error variation with frequency tuning. The optimum transistor size ratio for low phase error variation is found to be 1.3. At this value the phase error is within .5°as fug is tuned from 250MHz to 1GHz.
For linearity measurement, third harmonic distortion is measured for a differential input signal (v1d) of 400mV. Fig. 2 shows the variation in linearity for different transistor size ratios, as the unity-gain frequency is tuned. Size ratio of 1.2 is optimum for good linearity performance. For this ratio the HD3 is always less than -40dB.
IV. DISCUSSION & CONCLUSION
An OTA-C topology with robust phase and frequency tuning has been proposed. The circuit also ensures lesser voltage headroom and wider Gm tuning. It is analyzed that in deep-submicron, large value of channel length modulation parameter results in an operating point dependent phase error. A design guideline is proposed to reduce the phase variation. This facilitates the use of one Q-tuning circuit for integrators whose unity gain frequency differ widely and also helps in implementation of programmable transfer function filters.
